Solution-based organic field-effect transistors (OFETs) with low parasitic capacitance have been fabricated using a self-aligned method. The self-aligned processes using a cross-linking polymer gate insulator allow fabricating electrically stable polymer OFETs with small overlap area between the source-drain electrodes and the gate electrode, whose frequency characteristics have been investigated by impedance spectroscopy (IS). The IS of polymer OFETs with self-aligned electrodes reveals frequency-dependent channel formation process and the frequency response in FET structure. key words: organic field-effect transistors, frequency response, selfaligned method, impedance spectroscopy, cross-linking polymer insulators
Introduction
Organic field-effect transistors (OFETs) have attracted growing interest as a key technology for realizing low-cost, large-area, and flexible active-matrix displays such as organic light-emitting diode displays and electronic papers. For the application of OFETs to high-speed devices including gate drivers and logic circuits, the understanding of the frequency response of OFETs is of crucial importance. The frequency characteristics of OFETs have been extensively studied by utilizing metal-insulator-semiconductor (MIS) structure by impedance spectroscopy (IS) [1] - [5] . The IS of organic MIS diodes has revealed charge relaxation process associated with channel formation [2] at the organic semiconductor/gate insulator interface on the basis of the analysis using equivalent circuits. It has been reported that the IS of organic MIS diodes also gives information concerning the doping density of organic semiconductor layers [1] , interfacial trap states [4] , and charge mobility in the semiconductor bulk [3] . The impedance measurements using FET structure are also attractive because they enable the direct determination of the response speed of OFETs and the in- [8] . It is well known that the electrical characteristics of OFETs sensitively depend on the surface properties of gate insulators owing to the self-organization behavior of organic semiconducting molecules [9] . For practical applications, the investigation of the frequency characteristics of solutionbased OFETs with polymer gate insulators is required.
To increase the response speed of OFETs, improving device configurations as well as field-effect mobility μ is also important. The cutoff frequency f T of FET devices is defined as the frequency when ac input and output current become the same amplitude (unity gain) and is given by
where V G is the gate voltage, L is the channel length, C p is the parasitic capacitance, W is the channel width, and C i is the capacitance per unit area of the gate insulator. Based on this model, shrinking L and improving μ increase the f T . However, conventional OFETs generally have high parasitic capacitance caused by large overlap area between the source-drain electrodes and the gate electrode, which limits the response speed of practical OFETs [10] . The decrease in the parasitic capacitance of OFETs is, therefore, required for the fabrication of high-speed OFET circuits. To reduce the parastic capasitance of OFETs, Okada et al. [11] , [12] have adopted a self-aligned method, initially proposed for amorphous Si thin-film transistors [13] , [14] , for the fabrication of pentacene-based OFETs. More recently, the fabrication of high-speed printed OFETs with top-gate configurations has been demonstrated using the self-aligned method combining with inkjet printing [15] . In this paper, we report the self-aligned method for solution-based OFETs with bottom-gate configurations and the frequency characteristics investigated by the IS. The present method enables to fabricate electrically stable polymer OFETs having low parasitic capacitance without any lithographic damage to organic semiconductor layers. The decrease in the parasitic capacitance of OFETs with selfaligned electrodes is verified by capacitance measurements using the IS. We also show that the IS of self-aligned OFETs provides information on channel formation process and cutoff frequency in the OFET structure.
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Experiments
The schematics of the fabrication processes of solutionbased OFETs using the self-aligned method are shown in Fig. 1 . A micrometer wide Cr gate electrode was defined on a glass substrate by photolithography. The width of the Cr electrode was 50 μm. We used the crosslinking organic-inorganic hybrid polymer dielectric of poly (methylsilsesquioxane) (PMSQ) [9] , [16] , which was prepared in our laboratory, as a polymer gate insulator. The PMSQ layer was fabricated onto the substrate by spin coating, followed by curing at 150
• C for 1 h in ambient air. The thickness of PMSQ insulator layers was 300-400 nm. The cured PMSQ films are not dissolved in commonly used organic solvents, which enables us to perform the following lithographic processes on the polymer gate insulators. After preparing the PMSQ layer, a positive-type photoresist (Microposit S1818, Rohm&Haas) was spin-coated onto the PMSQ surface [ Fig. 1(a) ]. Then, the resist layer was exposed to UV light from back surface through a glass photomask using a mask aligner [ Fig. 1(b) ], and the exposed area of the resist layer was removed using an alkaline developer (TMAH 2.38%) [ Fig. 1(c) ]. In this process, the Cr gate electrode acts as a shadow mask and resist patterns can be formed on the channel region of OFETs. Next, Cr (1-2 nm) and Au (40 nm) were successively evaporated on patterned structure [ Fig. 1(d) ], and the electrode metals deposited on the resist were removed by a lift-off technique [ Fig. 1(e) ]. Using these processes, the electrode configuration with a small overlap area between source-drain and gate electrodes can be fabricated. Finally, a p-type organic semiconductor of poly (2,5-bis (3-hexadecylthiophene-2-yl) thieno [3,2- b] thiophene) (PBTTT) [17] - [19] was cast onto the PMSQ layer from a 0.1 wt% toluene solution [ Fig. 1(f) ]. The L and W of self-aligned PBTTT FETs were 50 μm and 2.4 mm, respectively. Note that in this approach the organic semiconductor layer does not suffer from any lithographic damage such as UV exposure and immersion in organic solvents during the fabrication of self-aligned OFETs. For comparison, PBTTT FETs with a none-defined indium-tin-oxide gate electrode were also fabricated on PMSQ gate insulators. Their L and W were 50 μm and 3.0 mm, respectively.
The electrical measurements of fabricated OFET devices were performed in a vacuum probe station (Desert Cryogenics TTP-4) at room temperature. For FET measurements, Keithley 2611 and 2400 source meters were used. Impedance measurements were performed using a Solartron 1260 impedance analyzer with a 1296 dielectric interface. The complex impedance Z was measured by applying a dc V G with an ac voltage of ±100 mV to the source and drain electrodes according to the configuration shown in Fig. 2. Figure 3 shows the optical microscope image of PBTTT FET with L=50 μm fabricated using the self-aligned method. It can be seen that the boundaries between the source-drain electrodes and the gate electrode are clearly formed. To evaluate the parasitic capacitance between source-drain and gate electrodes, we measured the capacitance of both electrode configurations fabricated using the self-aligned and conventional methods by the IS (Fig. 4) . The conventional electrode configuration has high capacitance, whereas the self-aligned electrode configuration has considerably-low capacitance of ∼1 pF, due to a small overlapping of electrodes. We also see that the capacitance remains unchanged for frequency sweep from 1 Hz to 100 kHz. This is attributed to an extremely low density of ionic impurities of our PMSQ gate insulators [9] , [16] . function of source Au electrode (4.9 eV) and the ionization potential of PBTTT semiconductor (5.1 eV) [20] . The saturation field-effect mobility and on/off ratio estimated from the transfer characteristics, respectively, are 0.013 cm 2 /Vs and 2.4 × 10 5 , which are comparable to those of the devices fabricated using the conventional method. It can be seen that the transfer characteristics show no hysteresis with respect to the V G sweep. This is attributed to the low density of hydroxyl (OH) groups of PMSQ gate insulators [9] , [16] . It has been reported that OH groups act as electron trapping sites [21] , [22] and the decrease in OH groups at the semiconductor/insulator interface suppresses the hysteresis behavior of OFETs [23] . The self-aligned processes also allow the reliable fabrication of OFETs having lower off current and better subthreshold characteristics because small electrode overlapping reduces the leakage current of gate insulators [14] . Highly stable, solution-based OFETs having low parasitic capacitance are successfully fabricated using the selfaligned method and cross-linking PMSQ gate insulators. Figure 6 shows the C-V G characteristics of PBTTT FETs with conventional and self-aligned electrode configurations. The capacitance between the source-drain electrodes and the gate electrode of the devices with self-aligned electrode configurations is increased when the negative V G is applied. This clearly indicates that the holes are injected from the source and drain electrodes and accumulated in the channel region. In contrast, the devices with conventional electrode configurations show high capacitance, which prevents the measurement of a small change of capacitance associated with hole accumulation. Figure 7 shows the frequency dependence of capacitance (C-f ) of self-aligned PBTTT FET measured at different V G . When the positive V G is applied, the capacitance displays a small value that is almost independent of the frequency, indicating the formation of the depletion layer in the channel region. The capacitance is remarkably increased when the polarity of V G is altered from the positive to the negative. The gradual increase in the capacitance in the low frequency regime has frequently been observed in organic MIS diodes [3] , [5] and would stem from hole accumulation at the peripheral area around the channel.
Results and Discussion
The capacitance caused by hole accumulation is de- Fig. 7 Capacitance-frequency characteristics measured at different V G in PBTTT FET with L=50 μm fabricated using the self-aligned method.
creased with increasing frequency and approaches ∼1 pF at higher frequencies, resulting from the frequency-dependent channel formation in OFETs. In the low frequency regime, the injected holes follow the frequency and are accumulated uniformly in the channel region. Meanwhile, the injected holes cannot follow higher frequency owing to the limit of charge transport, which prevents the uniform hole accumulation in the channel region and results in the decrease in the capacitance. Therefore, the high-frequency limit of OFETs can be directly determined from C-f characteristics. The cutoff frequency determined from the inflection point of the C-f characteristic measured at V G =−5 V is approximately 150 Hz. This value is lower than the theoretical cutoff frequency of 410 Hz, which was calculated from Eq. (1) using C p =0 F. The discrepancy between theory and experiment is likely to be caused by the parasitic contact resistance of PBTTT FETs with Au source-drain electrodes. It has been reported that a high contact resistance of PBTTT FETs with Au electrodes reduces effective field-effect mobility in the low voltage region [18] , which results in the decrease in the cutoff frequency. These results suggest that increasing field-effect mobility as well as reducing parasitic impedance is essential to improve the frequency response of practical OFETs.
Conclusions
We have fabricated solution-based OFETs with polymer gate insulators by the self-aligned method. It was demonstrated that the self-aligned processes using cross-linking PMSQ gate insulators enable the fabrication of electrically stable polymer OFETs with low parasitic capacitance. We have investigated the frequency characteristics of OFETs using the IS. The V G and frequency dependence of channel formation process in OFETs is clearly observed by using the OFETs with self-aligned electrodes. The presented results are useful for the fabrication of high-speed OFETs and for a deep understanding of frequency response of OFETs. His research subjects are the preparation of organic-inorganic hybrid materials, functional polymers, silicon-based polymers, photopolymers, and their optical and electronic properties. His current interests are control of refractive index and materials for printed electronic devices. Dr. Matsukawa is a member of the Chemical Society of Japan, the Society of Polymer Science, Japan, the Society of Silicon Chemistry, Japan, the Adhesion Society of Japan, the Japanese Sol-Gel Society, and RadTech Japan.
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